Modeling design environment with constraints instead of a traditional testbench is'dvantageous in a hybrid verification framework that encompasses simulation and formal verification. This movement is gaining popularity in industry and sparks research in the constraint-based environment modeling and stimulus generation problem. We present an approach, called constraint synthesis, to this problem. Constraint synthesis falls in the general category of parametric Boolean equation solving but is novel in utilizing don't care information unique t o hardware constraints and heuristic variable removal to simplify the solution. Experimental results have demonstrated the effectiveness of the proposed approach.
INTRODUCTION
Constraint-based verification is the idea of defining an environment for the Design Under Verification (DUV) by using constraints. These constraints can take several forms such as Boolean formulas whose variables reference inputs and state bits in the design or in auxiliary finite state machines, or in the form of temporal logic expressions. An environment is often called a testbench or bus functional model in conventional simulation. It is used to inject inputs into a design possibly reacting to the design's outputs or to monitor the outputs of the design. An environment is also necessary Permission to make digital or hard copies of all or part of this work for personal or classroom use is graited without fee provided that copies are not made or distributed for profit or.commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission andor a fee. for a formal analysis of the design [3] . One of the key advantages of using constraints to model environments is its generation/monitor duality [8] . This duality means that the very same syntax can be used t o monitor the interaction between designs and to drive inputs to a design fragment.
Several commercial tools such as Vera and Verisity use constraints t o help define a testbench [9] . In addition, Yuan et al. [13] , Kukula and Shiple [4] and Shimizu and Dill [lo] have presented algorithms to implement constraints as stimulus generators for simulation.
In our experience, sometimes hundreds of constraints are used to model the environment of a commercial DUV. This requires that the stimulus generator be able to handle high complexity. In addition, so as not to inordinately slow down simulation, the generator must solve the constraints every clock cycle very quickly, depending upon the value of the state-holding variables sampled from the DUV. Since the general SAT problem is known to be NP-hard, this stresses the constraint solving engine. One way t o solve this problem is to build Binary Decision Diagrams for the conjunction of the constraints. To keep BDD sizes small, various techniques have been proposed, e.g, the hold-constraint extraction in [12] aimed at conjoining as few constraints as necessary, and the range-preserving simplification of constraints in [ 5 ] .
The current paper shows a more efficient alternative to Yuan et al. [13] for stimulus generation from constraints. Although falling into the general category of parametric Boolean equation solving (e.g., [ll, 7, 1, 2, 6]), this approach is novel in two aspects: first, it simplifies the solution by utilizing don't care information present in hardware constraints involving both input and state variables and in multi-level logic; second, further optimization is achieved by heuristically removing parametric variables. This approach is also related to Kukula and Shiple [4] in that it can be used to build a hardware circuit that emits correct inputs (if there are any) for any assignment of state variables.
The remainder of this paper is organized as follows: Section 2 introduces hardware design constraints and the problem of constructing general (parametric) solutions for Boolean functions. In Section 3, we present the main algorithm and the optimization techniques. We show experimental results in Section 4 and summarize in Section 5 .
PRELIMINARIES
In this paper, we are concerned with the problem of solving constraints in the form of Boolean formulas that capture the interaction between a design and its environment. Take a bus interface as an example: a typical environment constraint would be "the transaction start input ( t s ) is asserted only if the design is in the address idle state", or in formula
Generally, environment constraints can be viewed as rules that relate the design's inputs to its state. Constraints depending on state information are general enough to describe a rich class of scenarios. For example, the temporal behavior of inputs can be modeled by constraints that use auxiliary variables to remember past states.
Our focus will be on constraint solving through the synthesis of constraints. Given a constraint over some input and state variables, constraint synthesis is the problem of finding a general solution to the inputs under all states for which a solution exists. Formally, let f ( X , Y ) be the constraint of concern where X = {XI,. . . , xn} is the set of inputs and Y the state variables; the general solution to f is a substitution 
CONSTRAINT SYNTHESIS
Constraint synthesis falls in the general category of Boolean equation solving, of which a representative approach called the Boolean Unification [ll, 71 can be traced back to Boole himself. However, the result of Boolean Unification is not directly applicable in our case: we wish to consider don't cares unique to state-dependent hardware constraints and use them to optimize the general solution to the Constraints. We also intend to minimize the variable count in the solution so as to further simplify the solution. In this section, we show how these objectives are achieved.
The Core Procedure
Let f be a constraint of input variables X 
Optimizations
We discuss two types of optimizations: one through the use of don't care information, the other with the elimination of variables introduced in the derivation of the general solution.
Don't Cares of the term
The don't care optimization arises from the introduction
in the solution for each input xi in (3). The careset actually has two sources, the legal states and the limited input combinations observed by the general solutions ui's. For example, in Figure 1 , the first two inputs of the circuit u3 are constrained by the outputs of 01 and U Z .
We know for a constraint f ( X , Y ) (recall X and Y are the input and respectively state variables) the legal state space is given by 3x f . In addition, under a legal state s, the only input patterns (excluding the free variable ui) allowed at a solution ui are these satisfying the projection f i+l under s, i.e., 3xifils. Overall, the careset over the input-state space is the product of the two which reduces to iIxif'. The inversion of this, the don't care condition, equals the condition for d; in (4). This is no accident but a result of the synthesis.
To take advantage of this careset information and to realize di, we simplify the solution in (3) by first setting di = 1 which gives -
This reduction is intended to minimize intermediate BDD operations which tend to explode. Then we optimize the result again with respect to the careset 3,, f ' using the BDD restrict operator [I].
One may be tempted to collapse the solutions for simplification, for example, in Figure 1 , by substituting u1 for the input to U Z , then u1 and the new u2 for the inputs to us. This is the case in standard Boolean Unification, such as the one in [7] . In a sense, this also realizes the input restriction we exploited above. But this enforcement of the restriction is to be distinguished from the optimization with respect to the restriction. Further, as suggested by experiment results, this recursive substitution tends to pose complexity problems in the BDD implementation.
Variable Removal
The problematic recursive substitution has one good effect: it eliminates the variables being substituted. However, the same effect can be achieved simply by recycling the input xi whenever a free variable ui is needed. This is sound due to the cascade of individual solutions shown in Figure 1 , in which each ui can be safely replaced by xi. As we have chosen di as 1 before the careset optimization, this condition can be simplified to
If this condition is met, the solution in (3) reduces to which is subjected to further optimization using the careset
The satisfiability of the condition in (7) is determined by the constraint and the order in which the variables are solved. So instead of following the arbitrary order xn, . . . , xi,
we use the following heuristic to select a variable to solve in the current constraint projection fZ: first compute the removable set of variables that meet the condition in (7); if this set is not empty, choose from it a variable x such that 3, f has the largest removable set; else, choose the highest ranked (in BDD variable ordering) input in f'. Note that since the removable sets shrink monotonically (because for any variable ordering, f& f& = 0 only if fxi fq = 0 initially) and they are relatively small comparing to the whole set of inputs, finding a good ordering incurs only an insignificant overhead.
3,, fi.
The Overall Algorithm
The algorithm that combines synthesis and optimization is given in Figure 2 . Initially, the argument for the removable set, r-set, is passed in as nil; GetRset(f) computes the removable set of f ; and the general solution for input x is computed as U,.
EXPERIMENTAL RESULTS
We implemented the proposed algorithm and two related methods for evaluation. Examples with constraints are from real designs we collected. Each example has up to a few hundreds of constraints that involve from hundreds to over a thousand input and state variables. The actual numbers of variables in the examples range from a few to over 10 thousands . In Table 1 , we compare the construction time (in seconds) and size of the BDDs (in number of BDD nodes) representing solutions from three methods: SimGen -the vector generation tool from [13] , BU-the Boolean Unification method from [7] , and Consynth, the method presented in the current paper. All three share the same flow including design compilation and constraint partitioning, and up to the construction of BDDs representing the constraints. SimGen ends after this stage, while BU and Consynth starts their respective constraint solving processes. As can be seen, in Consynth, the extra time spent in constraint solving is modest comparing to time for building the constraint BDDs, indicated by the time used by SimGen. Also, the final BDD size is reduced in all but one case. This should also apply to the comparison of our method vs. the method in [4] which would produce BDDs of the same size as those produced by SimGen. The classic BU approach, with recursive substitution and lacking the optimizations proposed, tends to generate larger BDDs and actually in half of the cases timed out (t/o) after 30 minutes.
The last column in the table reports the result of variable removal, where an entry m l n means m out of n input variables are removed from the final solution.
In Table 2 , we report the results of using our method in vector generation in comparison with SimGen. The first two columns give the time (in seconds) spent by each method on vector generation in simulation. Each simulation runs for 10000 clock cycles. The third column reports the speedup using Consynth. We have already seen the reduction of BDD size in Consynth. But this is not the main factor that attributes to the order of magnitude improvement of the vector generation speed. When used as an explicit vector generator, Consynth uses time linear in the number of variables in the solution, whereas SimGen uses time linear in the number of BDD nodes.' This contrast is especially noticeable when BDD size gets large in both methods.
SUMMARY
We have described a method of solving hardware constraints by using Boolean equation solving techniques enhanced by don't care optimization and variable removal. We have shown improvements over similar approaches. In the case of input vector generation, we have achieved speedups of an order of magnitude in large designs.
Using constraints for environment modeling is an effec-'Since state variables are assigned by the design, one cannot walk randomly down the BDD to generate vectors; instead, a bottom-up weight computation (in time linear to the BDD size) has to be performed to guide the walk [13] . 
